We present a method for estimating the trap distributions on each of the surfaces in a multi-gate MOSFET. We perform I-V hysteresis measurements on InGaAs Tri-gate MOSFETs with various channel widths (25, 60, and 100 nm) from which top surface and side wall trap distributions are determined. We show that the total trap distribution of a device can be expressed as a linear combination of the top surface and side wall trap distributions. The results show that the minimum trap density of the top InGaAs (100) surface is smaller than that of the {110} side walls by almost an order of magnitude. Since the nanowire constituting the channel in these devices is selectively regrown, rather than etched out, the different trap distributions can be explained by the specific surface chemistries of two surfaces.
I. INTRODUCTION
III-V compound semiconductors such as InGaAs have been widely investigated as a promising n-type MOSFET channel material for future CMOS technology because of their higher electron mobility [1] , [2] , which enables higher transconductance g m and on-current at a given gate length. Although poor quality high-κ gate stacks have been considered as a crucial issue for realizing the use of III-V based MOSFETs in industry, several research groups have recently reported on In x Ga 1−x As MOSFETs with g m of about 3 mS/μm while achieving an acceptable high-κ gate stack quality with respect to the interface trap density [3] - [5] . Further improvement of the performance of III-V-based MOSFETs, the device reliability, for example Positive Bias Temperature Instability (PBTI) is another key research area for III-V based MOSFET [6] . Understanding the relative energies of the trap distribution in the high-κ oxide and charge carriers in the channel is a vital aspect of improving the device reliability and performance. However, in the case of multi-gate MOSFETs such as FinFETs, tri-gates, gateall-around (GAA) and vertical nanowire (VNW) structures, it is difficult to determine the trap distributions separately for each of the channel surfaces. The trap distributions for each surface type can be assumed to be different due to surface chemistry and process-related roughness. In recent years, a simple trap evaluation method based on the hysteresis of C-V or I-V characteristics of MOSFETs has been proposed [7] . Even though this method is not suitable for estimating the trap distributions of different surface orientations separately, it is useful in investigating the total MOSFET gate stack properties.
In this paper, we propose a novel method for estimating the trap distributions of tri-gate MOSFET channel top surfaces [N eff ,top surface (E) = N eff _(100) (E)] and side walls [N eff , side walls = N eff _{110} (E)] based on the I-V hysteresis dependence of the ratio between top surface and side wall length of the channel. We investigate the I-V hysteresis of devices with channel widths of 25 to 100 nm. From the hysteresis data, the total trap distributions are estimated by fitting the trap distributions of the top (100) surface and the {110} side walls. This method allows characterization of specific channel surfaces in MOSFETs without the need 2168-6734 c 2018 IEEE. Translations and content mining are permitted for academic research only.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. VOLUME 6, 2018 to fabricate several MOSCAPs, and offers a new way of identifying optimal channel surfaces. Fig. 1(a) shows a representative cross-sectional SEM image of nanowires used as the channel in these devices. These nanowires are taller than those used in the devices in order to clearly show the facet angles. The {110} surface planes are determined from the orientation of the nanowire and the 45 sidewall angle. Fig. 1 (b) shows a schematic image and the final dimensions of a nanowire used in the Tri-gate FETs evaluated in this work. The height of the channel is 7 nm, giving 10 nm total length for each of the {110} side walls. The gate length L g is 150 nm, and the device channel consists of a single nanowire. A 1 + 4 nm /Al 2 O 3 / HfO 2 bilayer gate stack (EOT ≈ 1.5 nm) was used in these devices; The relationship between the number of ALD cycles, the high-κ oxide thickness and the gate capacitance is known from our past studies based on C-V measurement and TEM image observation of MOSCAPs and MOSFETs [8] - [11] . Further details about device fabrication process and performance are shown in [5] and [12] . We measured I-V hysteresis for devices with channel widths of 25, 60 and 100 nm, respectively. The measurements were carried out by sweeping the gate voltage from a starting voltage (V start ) to an end voltage (V end ), and then back to V start . Each measurement was done on the same device unlike [7] . In order to reduce the effect of residual hysteresis from previous measurement, we started our measurement with small V end , and then gradually increased V end . Furthermore, at least one minute interval was taken until next measurement for the same reason. We decided hold time of each measurement point to 20 ms with each sweep consisting of 2000 points, assuming that trap states can be fully charged. We set V start = V th , and V th of the measured devices was about 200 mV. V end varied as a parameter in the measurement. For each V end , the maximum hysteresis voltage was extracted. The effective trapped charge N eff is proportional to the hysteresis voltage V hysteresis = q N eff /C ox as described in [13] . Note that the average and standard deviation of V th of each channel width devices, V th and σ Vth , are as follows; 1) W = 100 nm device: V th = 200 mV and σ Vth = 30 mV. 2) W = 25 nm device: V th = 200.5 mV and σ Vth = 25 mV. Based on these small variation of V th , we conclude that we can set V start as a fixed V th = 200 mV.
II. DUT & HYSTERESIS MEASUREMENT

III. METHOD FOR SEPARATION OF TRAP DISTRIBUTIONS FROM I-V HYSTERESIS MEASUREMENT
Next we show how to estimate the trap distribution of the top (100) surface and the {110} side walls from the I-V hysteresis data.
First, two Gaussian distributions were assumed for expressing the trap distribution N eff (E|N peak 
at a surface of the channel in the same manner as in [7] and [14] . The unit of N eff should be [cm −3 eV −1 ] and contain a depth information of trap distribution, however, for simplicity, we represented a depth distribution of traps as an equivalent charge sheet representation ([cm −2 eV −1 ]) located only at the interface between the semiconductor and the oxide. Since N eff at each V end is already known from the experimental result of V hysteresis (V ov ), N eff (E) can be derived by using equation (1) and (2) .
where N peak is the peak value of the trap distribution, μ its mean value and σ 2 its variance. Since the trap distribution has several sources, such as, e.g., dangling bonds, vacancies and defects in the oxide [14] , the two Gaussian distributions differ. N eff , μ and σ 2 are fitting parameters in reproducing the measured V hysteresis − V ov relationship. ϕ start and ϕ end are the surface potentials which correspond to V start and V end respectively. The reference potential ϕ start = 0 V was fixed to the threshold voltage. The surface potential for different surface orientation was assumed to be same, based on the fact that although the area ratio of (100) to {110} is different between channel width of 100 nm and 25 nm devices, there was no significant change in the V th . Second, since equation (1) and (2) can only express the trap distribution at one surface, several extensions are required and the following assumption are made; The total N eff is a linear sum of N eff from different orientations with a coupling based on the ratio of individual channel surface dimensions as shown in equation (3) and (4).
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This assumption is based on the idea that the total hysteresis reflects the sum of the charges trapped on different orientations.
where alpha, beta, gamma, and delta are the ratio of each facet length to the total length of the device channel (α = 0.83, β = 0.17, γ = 0.56, δ = 0.44 in this study).
Since the integration range of surface potential is the same, equation (3) and (4) can be written as follows from the linearity of the integral.
Based on equation (3)- (6), N eff _W=25 nm and N eff _W=100 nm can be reproduced by fitting parameters of
N eff _(100) (E) and N eff _{110} (E).
In the simulation, we modeled the gate stack capacitance as the series combination of the oxide capacitance C ox and the quantum capacitance C qu [12] . In order to consider the effects of traps, a trap capacitance C Neff was connected to C qu in parallel. The surface potential and defect charge was subsequently calculated. The way of mapping V end to the surface potential ϕ end is as follows; V end is given by the sum of the surface potential ϕ end and the voltage drop across the gate oxide V ox as shown in equation (7). V ox can be calculated by using charge in C qu and C Neff (= N eff /ϕ end ) as shown in equation (8) . Note that a change of quantized energy level due to band bending was neglected in this calculation.
From the distributions N eff _(100) (E) and N eff _{110} (E) extracted from 25 nm and 100 nm devices, we then predicted the distribution N eff ,W=60nm (E) for 60 nm devices. Like the distributions N eff _(100) (E) and N eff _{110} (E), N eff ,W=60nm (E) can be expressed by equation (9) .
where epsilon and zeta are the ratio of each facet length to the total length of the device channel (ε = 0.55, ζ = 0.45). Comparing these predictions with the measured results of such a device provides a means to verify the extracted distributions for different surface orientations. 
IV. RESULTS AND DISCUSSION
The I-V measurement of a 100 nm channel width tri-gate FET for different V end is shown Fig. 2 (a) . The I-V hysteresis increases as V end increases, indicating an increase also in the number of trapped charges. Fig. 2 (b) displays the dependence of V end on V hysteresis for channel widths of 25 and 100 nm. Solid lines were derived from best fits to the experimental data. The parameters used in this fitting are shown in Table 1 .
As can be seen, the 25 nm device shows larger hysteresis than the 100 nm device over the entire range, suggesting the existence of a larger number of traps in the former. This was particularly noticeable in the ranges of higher overdrive voltages (V ov ∼ 0.7) where the Fermi-level crosses the steepest part of the trap distribution. Fig. 3 (a) shows the trap distributions for 25 nm and 100 nm channel width devices, obtained by the fitting shown in Fig. 2 (b) . As expected from the hysteresis date of Fig. 2 (b) , 25 nm channel width gate stack contains higher trap densities. Fig. 3 (a) also includes the trap distributions of the top surface and the side wall. The {110} side wall trap distribution is almost one order of magnitude higher than for the (100) top surface at 0.25 eV. This tendency agreed with the previous results from high-κ/InAs gate stacks [10] . Since the channel width of 25 nm device has more area of the side walls than the top surface relatively in comparison with that of 100 nm device, the side wall properties have a great influence on its total properties, causing a higher trap density as shown in Fig. 3 (a) .
410
VOLUME 6, 2018 The predicted hysteresis (solid line) of a 60 nm device and its measured hysteresis are shown in Fig. 3 (b) . Predicted hysteresis agrees well with measured data, giving validity to our assumption that the hysteresis is explained by a linear combination of the trap distributions of the top and side wall surfaces. Note that in the simulation we fitted equations (5) and (6) separately, thus two sets of N eff _(100) (E) and N eff _{110} (E) were obtained. In reality, there should be only one set of N eff _(100) (E) and N eff _{110} (E) in the gate stack. Therefore, we took the average of them when N eff ,W=60 nm was reproduced.
V. CONCLUSION
We have demonstrated a method for the evaluation of the trap energy distribution on different channel surfaces of InGaAs tri-gate MOSFETs. This method is based on a linear combination of the individual channel surface properties. Experimental observations confirmed the validity of this model. We derived the trap distributions of channel widths of 25, 60, 100 nm devices, respectively, from their I-V hysteresis and successfully modelled different distributions for different surface orientations. We also showed that the maximum difference between the trap density of the (100) surface and that of the {110} surface was approximately an order of magnitude, which agrees well with past studies [10] . Although the {110} surface showed 10 times larger trap density as compared to the (100) surface in this study, proposed method could be contributed to find an optimized surface treatment condition and/or selective regrowth condition which minimizes the trap density of the {110} surface in an actual multi-gate device.
